Regviz

Cypress Semiconductor /psoc63 /BLE /BLESS /ENC_INTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ENC_INTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/BLE/BLESS/ENC_INTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (AUTH_PASS_INTR)AUTH_PASS_INTR 0 (ECB_PROC_INTR)ECB_PROC_INTR 0 (CCM_PROC_INTR)CCM_PROC_INTR 0 (IN_DATA_CLEAR)IN_DATA_CLEAR

Description

Encryption Interrupt status and clear register

Fields

AUTH_PASS_INTR

Authentication interrupt. 0x1- indicates MIC matched 0x0 -indicated MIC mismatched Writing 1 to this register clears the interrupt.
ECB_PROC_INTR

ECB processed interrupt. Writing 1 to this register clears the interrupt.
CCM_PROC_INTR

CCM processed interrupt. Writing 1 to this register clears the interrupt
IN_DATA_CLEAR

Clears the input data. Used for Zero padding of encryption for less than block sized data.

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data